A simply structured, and highly reliable semiconductor apparatus having a large storage capacity. The regulator is configured to verify the validity of the stored data before using it to control the operation of the programmable voltage regulator. A compiler is utilized to generate the model building sequence. The scheduler speculatively schedules instructions for execution and increments a counter for each of the plurality of instructions to reflect the number of times each of the plurality of instructions has been executed.