A clock change circuit includes enabling a clock change frequency to be accepted while a system is active and clock frequencies are at a low period. The method further can include creating a hardware specification for the programmable logic device. A wide angular field is ensured and video telephony quality is improved. Distortion introduced by an analog-to-digital converter may be compensated using a variety of adaptive techniques.