A unified architecture for dynamic generation, execution, synchronization and parallelization of complex instruction formats includes a virtual register file, register cache and register file hierarchy. The semiconductor device includes a driver circuit portion and a display portion over the same substrate. The tapered shape is tilted from a peripheral portion of the tapered portion to the fitting hole in a direction along which the signal line is inserted, with the fitting hole set as a center.