A method of manufacturing a field effect transistor, which has high alignment accuracy between a gate electrode and source and drain electrodes and can provide a transparent device at a low cost. In an embodiment, the split gate device is a charge trapping split gate device, which includes a charge trapping layer. The first memory cell includes a first access transistor and a first data storage capacitor.