A door trim 50 is made up of two divided trims of an upper trim 51 and a lower trim 52. Each cell includes a first capacitor plate pair having a first capacitor plate and a second capacitor plate at a first side of the cell element. The phase difference is sent to the CPEs requiring accurate reference clock frequency.