Disclosed is a system and method for verifying a chip having a memory. The phase detector circuit is operable to compare a phase of a periodic signal to a phase of a data signal to generate a phase error signal. The shell portion and the interface member are generally symmetrical about a median place. The NIC may respond to future network storage command by supplying the data from the solid-state disk rather than initiating a network transaction.