A communication network is simulated with a simulator with object based architecture in which each object represents the model of a network device. Baseband processing modules are connected to the ADC, and a power control module is connected to each of the baseband processing modules. A shift register stores block data in synchronism with a transfer clock. Modifying a footprint of solder bumps to the chip carrier reduces stresses applied to the identified probable mechanical failure sites.