A stabilization technique that relaxes the tradeoff between the settling speed and the magnitude of output sidebands in phase-locked frequency synthesizers. The high frequency clock pulse generator generates relatively high frequency clock pulses. The enclosure is of a sufficient size to store an electronic data storage device such as a Zip drive or CD-ROM storage device or the like. The read circuit comprises an updown counter that provides a calibration value to the read circuit.