Provided is an operational amplifier circuit having a high tolerance for clock phase difference fluctuations. To perform PSP-ITR on the received signal, the signal can be processed using a per survivor processing-soft decision algorithm which jointly performs timing recovery and equalization in accordance with embodiments of the present invention. The plurality of locking mechanisms is housed within the latch body.