A circuit test system including a circuit test apparatus and a circuit to be tested is provided. By alternately driving the switches in even-numbered and odd-numbered transfer stages T1 to Tn, the input side and the output side of each transfer stage are simultaneously made high in order of T1, T2,. The differential writeread amplifier is for reading data from and writing data to the memory capacitor.