A damper including a valve movable between an open position and a closed position to selectively alter the compression damping rate of the shock absorber. In one aspect, the method includes forming nMOS and pMOS stacked gate structures 315a and 315b. Standard logic model checking is performed on the extracted verification model to check that the system satisfies any given explicit or implicit logic system property.