A memory cell array includes memory cells, bit lines running along a first direction, word lines running along a second direction perpendicular to the first direction, and continuous active area lines, wherein transistors are at least partially formed in the active area lines. The light source comprises a low-pressure discharge lamp. A linearization circuit is included having first and second terminals. In some instances, the elongate device may be used to position other components, such as elongate tubes.