A low voltage, low power versatile and compact delay circuit for CMOS integrated circuits. The user can read the message from the document easily and conveniently. These two boot blocks may be combined in an interleaved manner in the flash memory so that during a boot process only one of the two boot blocks executes, although both are stored in the flash memory.