The process of producing a dual damascene structure used for the interconnect architecture of semiconductor chips. The inner and outer mounting and matching dimensions of the outer cover fit the outer frame edge of the printhead and the printhead rack. By way of example, the peak-value limit of the output phase voltage command values is set so that the maximum value of the output phase voltage command values becomes, at most, 0.