The present invention relates to a method of manufacturing a nano transistor. In an example, an un-bumped substrate is obtained having a pattern of bond pads configured to support bumped contacts and a plurality of test pads. In doing so, one frame is divided into subframes corresponding to the number of bit for the time ratio gray scale.