A method for extending lifetime reliability of CMOS circuitry includes configuring a logic high supply rail, a logic low supply rail, and a virtual supply rail. The insulating substrate has a display region and a peripheral region surrounding the display region. In a particularly preferred embodiment at least one additional heating step at a temperature from 140 to 280 C. In one embodiment, the computer instructions are part of a mechanical design software application.