A variable resistance memory system includes a variable resistance memory device including a memory cell array including first and second areas; and a memory controller configured to control the variable resistance memory device. The first sourcedrain region is of a first conductivity type. Set-associative tables and cuckoo hashing are combined for construction of a directory table of a directory based cache coherence controller. Based on the added header, the source and destination access networks are able to perform clear channel synchronization.