A microprocessor, data processing system, and method are disclosed for handling parity errors in an address translation facility such as a TLB. The voltage difference in this case depends essentially linearly on the temperature. The mating end has jack contacts. A rear of the abdomen section is preferably split down substantially a middle thereof. The embodiments may be used within the context of automation and sensor networks.