A signal delay circuit including a clock transfer control circuit configured to transmit or block a clock signal, and a pulse signal generation circuit configured to delay a first pulse signal in response to the transmitted clock signal to generate a second pulse signal which has a longer active period than the first pulse signal. The first pair of differential output signals and the second pair of differential outputs have substantially identical characteristics. The first region of the third pixel is above the second region of the first pixel.