Provided are methods of forming field effect transistors. The ESD protection circuit includes a silicon controlled rectifier having at least one first type high dopant region coupled to a first reference potential of the protected circuitry, and at least one second type high dopant region coupled to a second reference potential of the IC. The cover 12 does not include titanium oxide.