A method of manufacturing a semiconductor device having the memory region which has a MONOS type memory cell and a logic circuit region which has a peripheral circuit, including the following steps. A related touch-sensitive device is also provided. The outer edge of the diaphragm is in direct contact with the outer edge of the housing.