Methods for fabricating passivated silicon nanowires and an electronic arrangement thus obtained are described. For one embodiment, the local cache and the remote cache are each provided with an MBE. Furthermore, the two cutting inserts arranged in a common chip pocket have their axially furthermost portions located at different levels in the axial direction of the tool.