The present invention produces class-specific key words from a document set. A parallel multiplier hardware architecture arranges the addition of partial products so that it begins in a first group of adder stages that perform additions without receiving any carry terms as inputs, and so that addition of the carry terms is deferred until a second group of adder stages arranged to follow the first group. The ion trap or ion guide includes a first set of electrodes and a second set of electrodes.