A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. The non-volatile memory device includes a semiconductor layer. The logical space of the DHT is mapped to machines, each of which corresponds to one or more of more of the tree node zones. A second spacer layer is positioned adjacent the feed layer and is configured to also define a cavity.