An integrated circuit comprising at least one group comprising having multiple arithmeticlogic units arranged in sub-groups. The connector pair including the connectors, and the connector pair including the connectors, , which are provided between the armature blocks, are embodied as in-phase connections. A priority routing block is implemented on a programmable logic device.