Calculating a timing delay in a repeater network in an electronic circuit. The complementary clock input signal received by the second logic AND gate complements the clock input signal received by the first logic OR gate. The invention includes blurring an edge of an ablation to smooth an internal portion of the ablation that is separate from the edge.