An inventive semiconductor chip is provided. The device features a double scanning method using an electronic imaging element and processor which turns off unnecessary power when not required and begins processing data as soon as one captured image is determined complete. The test structure may alternatively include a gate stack that is biased by a bias to maintain the gate stack in an on state during VC inspection.