Methods and apparatus are described for providing test access by synchronous test equipment to an asynchronous circuit. In one embodiment, either all or a portion of a processor core clock distribution grid may be powered down in these enhanced low-power states. The processor is arranged to execute the boot code from the boot memory upon booting, wherein when executed the clock configuration code operates the processor to determine the frequency of the first reference signal by reference to the second reference signal.