A process for semiconductor device production by which the reliability of connection with bumps can be easily heightened with higher certainty. The assembly members are suitable for co-operating to assemble the second ends together in a releasable manner. A read voltage is applied to a selected one of the word lines that forms a gate over the charge storage region and a bias voltage is applied to non-selected word lines in the array.