A system comprises a circuit configured to execute instructions and output event data corresponding to the execution of the instructions. Instructions are speculatively decoded within a pipelined microprocessor architecture such that up to four instruction lengths may be decoded within a maximum of two processor clock cycles. The counterforce controller includes a pulsed counterforce controller andor a deviation counterforce controller.