Access terminals are adapted to blacklist one or more neighboring cells from acquisition attempts. During programming operations, target memory cells are biased with a positive source bias voltage to reduce or eliminate leakage current that might otherwise conduct through the target memory cells. A connection from the product wafer to the CDW is made via a compliant interconnect media. The second thickness may be less than the first thickness.