A memory cell array has memory cells, each of which has a ferroelectric capacitor and a selection transistor. The screen creating section forms a screen including a display element for showing a condition under which data is read out of or written in a region of a memory specified by an address. A second switch is coupled between the input of the second boost converter and ground. Part of the HDD packs 33 have a data transfer interface conversion circuit 195 as well.