A method for patterning a dual damascene structure in a semiconductor substrate is disclosed. The assembly includes an electrical enclosure and a bracket affixed to the enclosure, the bracket defining a stud receiving cavity and a clamping leg. First level text entities are assigned a first level value corresponding to their locations within the source text, and lower level text entities are assigned lower level values, subordinate to their corresponding parent level value.