A wafer carrier for controlling downward force and edge effect during chemical mechanical planarization. This system can include a first shutdown circuit triggered by the chip overheat condition and a second shutdown circuit triggered by the local overheat condition. The interference filter has a first interference filter pass-band substantially within the first pixel pass-band and a second interference filter pass-band substantially within the first pixel stop-band.