A method for fabricating vertical surround gates in a semiconductor device array structure such that the processes are compatible with CMOS fabrication. The housing comprising an upper surface for supporting the electronic package and an opposite bottom surface for being mounted to the circuit substrate. The levels of erb and CA 15-3 in the cancer patients evaluated, however, were significantly higher than the salivary levels of healthy controls and benign tumor patients.