A voltage level translator is disclosed which translates a CMOS input signal into a CMOS output signal where the low voltage level of the output signal is equal to the high voltage level of the input signal. The system is configured to use pressurized air to transport a card inserted to a conveying duct inside a card passageway assembly from a first end to a second end. Predefined wiring shapes are created for each of the identified RLMs.