The multiple bit, vertical memory cell includes a vertical metal oxide semiconductor field effect transistor extending horizontally outward from a substrate. The intake parameter-calculating device 1 includes an ECU 2. The probe tips may have a width equal to the thickness of the substrate. The gate conductive layer is patterned to form a floating gate pattern covering the first active region.