An integrated circuit containing an MOS transistor with a trenched gate abutting an isolation dielectric layer over a drift region. Different mask states are assigned to adjacent polygons and the field. As a result, the flash memory can be embodied more effectively. The void structure enhances the polishing rate and uniformity by increasing the mobility of the abrasive particles while reducing scratching of the polished surface.