Systems and methods providing clocking between various components or sub-components are shown. A different clutch drive member is associated with an input side of each of the pair of clutch systems. Glitches are detected in the input data signals by detecting reversals of signal level having a predetermined duration less than the predetermined input bit period.