A laminate formed from a first fiber-reinforced ply joined by a laminating resin composition to a second fiber-reinforced ply. One disclosed device has multilevel memory cells arranged so as to correspond to a physical address space, each cell storing 2n levels of data, each expressed by n number of bits. It is therefore possible for the CPU to perform appropriate display control according to the lighting state when an interrupt event occurs.