A power-on reset circuit includes a first transistor having a source coupled to a first supply voltage and a gate coupled to a second supply voltage. A ridge proximate to the bottom wall projects from an interior surface of at least one of the side walls, to facilitate nested stacking of a plurality of bottles. The multiple FIFO’s contain pointers to entry addresses in a common buffer.