Disclosed is a layer arrangement within an insulating trench, which insulates circuits with little distortion while being suitable for electrically insulating high-voltage power components relative to low-voltage logic elements that are integrated on the same chip. The optical member comprises optical sheets layered on each other. The first and second thermal members respectively have a plurality of first and second fins which are arranged in a staggered manner.