DLL integrated circuits include least one delay element associated with the generation of an internal clock signal and a control circuit that is configured to periodically adjust a delay of said at least one delay element in response to a first clock signal. The circuit includes a voltage regulator for controlling an output voltage for a load and a device in communication with the voltage regulator for power sharing. The orifice plate is removable from the frame to permit different sized orifices to be fitted.