Systems and methods for performing high-speed multi-channel forward error correction using external DDR SDRAM is provided. The branches unite downstream into a trailing conduit that contains an ammonia-SCR catalyst. A top interlayer dielectric layer is disposed on a surface of the integrated circuit substrate including the plurality of ferroelectric capacitors.