The objective of the present invention is the efficient analyzation of the structure of an array. More specifically, the wafer processing chamber incorporates a wafer processing volume and an outer chamber volume. At least four adjacent ball pads are on the bottom surface, arranged in a first two-row array along a first direction and a second direction.