According to one exemplary embodiment, a method for integrating first and second metal layers on a substrate to form a dual metal NMOS gate and PMOS gate comprises depositing a dielectric layer over an NMOS region and a PMOS region of the substrate. Original code is processed to perform run-time behavior preserving redundancy elimination. The eductor includes an inlet port for receiving a motive liquid.