A method for reducing processing steps when fabricating a flash memory array comprising a core area and a periphery area having high-voltage transistors is disclosed. Corresponding systems and methods are also disclosed. The head portion includes an anvil assembly having an anvil head and an anvil shaft.