A method of programming a memory unit having a plurality of dual cell core memory devices and at least one dual cell dynamic reference device. According to one embodiment of the present invention, a control processor configured to support a plurality of virtual interfaces is provided, wherein each of the plurality of virtual interfaces is associated with a quality of service level. At a second input it is supplied with a second RF signal.