A read latency control circuit is described having a clock synchronization circuit and a read latency control circuit. In the erase algorithm, all memory cells of the sector are erased at the same time. The thermostat may also provide non-modulated control of multi-stage cooling and heating systems.